Reseeding is used to improve fault coverage of pseudorandom testing. The seed corresponds to the initial state of the PRPG before filling the scan chain. In this paper, we present a technique for encoding a given seed by the number of clock cycles that the PRPG needs to run to reach it. This encoding requires many fewer bits than the bits of the seed itself. The cost is the time to reach the intended seed. We reduce this cost using the degrees of freedom (due to don't cares in test patterns) in solving the equations for the seeds. We show results for implementing our technique completely in on-chip hardware and for applying it from a tester. Simulations show that with low hardware overhead, the technique provides 100% single-stuck fault coverage. Also, when compared with conventional reseeding from an external tester or on-chip ROM, the technique reduces seed storage by up to 85%. We show how to apply the technique for both LFSRs and CA.
Introduction
Among the advantages of built-in self-test (BIST) are low cost compared to external testing using automatic test equipment (ATE), and applicability while the circuit is in the field. In BIST, on-chip circuitry is included to provide test vectors and to analyze output responses. One possible approach for BIST is pseudo-random testing using a linear feedback shift register (LFSR) [McCluskey 85, Bardell 871.
Many digital circuits contain random-pattern-resistant (r.p.r.) faults that limit the coverage of pseudo-random testing [Eichelberger 83 ].The r.p.r. faults are faults with low detectability (Few patterns detect them).
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission andor a fee. Several techniques have been suggested for improving BIST fault coverage. They are: (1) Modifying the circuit by test point insertion or by redesigning the circuit [Eichelberger 83 , Touba 961, (2) Weighted pseudorandom patterns, where the random patterns are biased using extra logic to increase the probability of detecting r.p.r. faults [Eichelberger 89 , Wunderlich 901, and (3) Mixed-mode testing where the circuit is tested in two phases. In the first phase, pseudo-random patterns are applied. In the second phase, deterministic patterns are applied that target the undetected faults [Koenemann 91 , Hellebrand 95, Touba 001. Our technique is a mixed mode technique based on encoding the seeds in terms of the number of clock cycles required for the PRPG to reach them.
Modifying the CUT is often not possible because of performance issues or intellectual property rights. Weighted pseudo-random sequences require multiple weight sets. Mixed mode testing is done in several ways; one is to apply deterministic test patterns from a tester. Another technique is to store the deterministic patterns (or the seeds) in an on-chip ROM. There needs to be additional circuitry to apply the patterns in the ROM to the circuit under test.
Another 
Related Work
Konemann presented a technique for coding test patterns into PRPGs of size S, , +20, where S,, is the maximum number of specified bits in the ATPG patterns. By adding 20 to S,, as the size of the PRPG, the probability that test patterns cannot be coded into seeds drops to 1 in a million [Koenemann 911. [Raj ski 981 presented a reseeding-based technique that improves the encoding efficiency by using variablelength seeds. In [Krishna 011, the authors presented partial dynamic reseeding to incrementally modify the LFSR contents instead of modifying them all at once. This technique achieves higher encoding efficiency than static reseeding. The technique in [Alyamani 03a] encodes the seeds in hardware.
The technique presented in this paper tries to exploit the degrees of freedom in solving the linear system of equations for the seed to encode a seed by the number of additional clocks needed to reach it.
In [Lempel 951, an analytical method was presented for computing seeds for random pattern resistant circuits based on discrete logarithms. In [Fagot 991 , a simulation scheme for calculating seeds for LFSRs was presented. The scheme is based on simulating several sequences that include a set of ATPG vectors.
In [Koenemann 001, a technique for skipping useless patterns is presented. The technique is based on having a Seed Skip Data Storage (SSDS) inside the tester. Fault simulation is performed to identify the usefur (fault dropping) and useless (non fault dropping) sequences of patterns. Using additional control logic, the useless patterns are not loaded from the PRPG to the scan chains.
Seed Encoding
The BIST architecture we assume is shown in Figure 1 . Our technique is applicable with any number of scan chains and any phase shifter. The results shown in Sec. 5 are for a single scan chain per circuit. However, the only difference if multiple scan chains were used is in the seed calculation. The way we calculate the seeds is explained in the appendix. The seeds are then either loaded from the tester or encoded in h dware on chip as explained in Sec. 4.
Figure 1: Multiple scan chains with a phase shifter
If the final state of the PRPG after loading the scan I chain matches another seed, then that seed doesn't have to be loaded into the PRPG. If the final state of the PRPG doesn't match another seed, we can clock the PRPG a few times until we reach a match with one of the seeds. Also, instead of relying completely on randomness, we can exploit the degrees of freedom in solving the equations to generate the seed so that we increase the chances of matching a seed with the final state of the PRPG.
Let the state of the PRPG at time t be given by s(t), then the PRPG state at time t+l is given b y s ( t + l ) = s ( t ) H , where H is called the transition matrix, and s(t + 1) = s(0)ff''' . If the longest scan chain is of length m, and seed i is si(0), then the contents of the PRPG after the scan chains are loaded is given by q(m+l). The PRPG can be a cellular automaton or an LFSR.
The encoding algorithm we present is based on looking ahead in the sequence of the PRPG by finding si(m+l) for seed i and trying to find whether it matches with any of the other seeds s,{O), wherej # i. If they match, then sj(0) doesn't need to be loaded into the PRPG. If a match is not found, we can search for a match with si(m+d), where 15&&,. The parameter d,, corresponds to the number of clock cycles we are willing to continue running the PRPG before loading the next seed. Choosing d,, = 1 means that if si(m+l) doesn't, match any of the remaining seeds, we will load a new seed.
The technique explained above requires changes to the BIST architecture to allow capturing after a different number of clock cycles. The architecture is presented in Sec. 4.
Given a set of seeds and a user-specified d,,, we order the seeds to minimize the number of seeds that need to be loaded as explained in [Alyamani 03bl.
Seed Encoding Architecture
A fundamental issue in applying our seed encoding technique is how to make the PRPG run for a variable number of cycles for different seeds. Normally, the PRPG, runs for a number of cycles equal to the length of the longest scan chain before a capture cycle. To use our encoding technique, which represents the seed by the number of clock cycles required to reach it, we need to have the PRPG run for a variable number of cycles.
In a usual logic BIST architecture, a bit counter is used to choose when to disable the Scan Enable (SE) signal for capturing. One way to implement this is to have the bit counter loaded with the value that corresponds to the length of the longest scan chain for every pattern. The bit counter is then decremented by 1 at each clock cycle. When the bit counter reaches zero, it means that the test pattern is loaded into the scan chains, so SE is disabled for one clock cycle, and so on. The length of the scan chains is stored in a register and loaded into the bit counter with every pattem. Our technique is based on running the PRPG for a number of cycles to reach the desired seed. To implement this, we need to load the bit counter register with different values corresponding to the number of cycles before the next capture. Unloading the scan chains starts right after the capture cycle. So, for encoded seeds, there are extra cycles after unloading the response to pattern i and before capturing the response for pattem i+l .
Running the technique from an ATE
To run our technique from an extemal tester, we have two types of seeds, seeds that need to be loaded into the scan chain, loaded seeds, and seeds that can be reached by continuing to run the PRPG for additional cycles after loading the scan chains, encoded seeds. We use the name encoded seeds because these seeds are encoded into the number of cycles the PRPG needs to run to reach them.
Seed size: How efficient is this encoding? Why not just load all seeds? This question can be answered by a simple example, take a circuit of 10,000 flip flops that has 10 scan chains of length 1000 each. If the maximum number of care bits in the test pattems is 500 (5%), we need a PRPG of size 520 [Koenemann 911 . Since the length of the scan chain is 1000, the bit counter needs to have only 10 bits. So, by encoding the seed into the number of cycles to reach it we get a 98% ( 5 2~) reduction in seed storage. Even if we decide to run the PRPG for up to 1000 additional cycles before reaching the next desired seed, then impact on the size of the bit counter is a single bit.
Test time: In terms of test length, for the example above, loading the PRPG with a new seed takes 520 cycles. Loading the bit counter register takes 11 clock cycles. This means that we can search for a match with another seed in up to 508 cycles while saving on the test time and at the same time saving on tester storage.
If we only rely on luck in finding a match by clocking the PRPG, then we may not have a very good chance. That's why we exploit the degrees of freedom in solving the linear system of equations to force such a match as explained in the appendix.
Full BIST Implementation
Our technique can be applied for full on-chip BIST with 100% SSF fault coverage. For that, we need to have a reseeding circuit for loaded seeds and a seed encoding circuit for encoded seeds.
Loaded seeds: We use the built,in reseeding architecture presented in [Alyamani 03al. The operation of the reseeding circuit is as follows: the PRPG starts running in autonomous mode according to the reseeding algorithm [Alyamani 03a]. Once it is time for reseeding, a seed is loaded into the PRPG, which then goes back to the autonomous mode and so on and so forth until the desired coverage is achieved. The new seed is loaded by putting the PRPG in the state that precedes the seed value, so that at the next clock pulse, the new seed is in the PRPG, Error! Reference source not found.@) shows the structure of the PRPG and its interaction with the reseeding circuit. For our technique, we use muxed flip-flops. By activating the select line of a given mux, the logic value in the corresponding stage is inverted. The muxed flip-flops are similar to those used for scan chains. The output of the reseeding circuit activates the select lines of the muxes to invert certain stages of the LFSR such that the desired seed is loaded in the next cycle. As seen in the figure, the only modification to the LFSR compared to a regular LFSR are the muxes. The LFSR flipflops are replaced by muxed flip-flops just like the scan chain. In case of cellular automata, the same muxes structure can be used. The muxes should be placed right at the outputs of the flip flops before any XOR gates that are fed by the scan chain flip-flops. This way both polarities are available at the inputs of the muxes. Since XORs are linear gates, their outputs will be complemented by complementing any of the inputs, which satisfies the requirement for the above architecture to work. The connection of the reseeding logic to CA is shown in Figure 3 . Encoded seeds: For the encoded seeds, we need a combinational circuit that takes as its input the value of the PRPG; the output of this circuit should be loaded into the bit counter register. In logic BIST architectures, a pattem counter is used to count the pattems applied to the circuit. Instead of reading the values of the PRPG stages as input to the seed encoding circuit, the value of the pattem counter can be used as input. The majority of the input combinations for the seed encoding circuit will load the bit counter register with the length of the scan chains. The pattem counter input combinations that correspond to seeds to be encoded will load a different value in the bit counter register. That value corresponds to the length of the scan chains plus the number of clock pulses that need to be applied before reaching the desired seed.
We can synthesize the seed encoding circuit from a table of combinations. The input combinations that correspond to normally loaded seeds should have the scan chains length as the output value. The input combinations that correspond to encoded seeds should have the output as the scan chains length in addition to the number of the clock cycles needed to reach to the seed. Just as in the circuit for built-in reseeding, all input combinations that won't occur in the desired test sequence can be treated as don't cares to help minimize the seed encoding circuit. Figure 4 shows where the reseeding and seed encoding circuits fit in a system level view of a circuit with an LBIST controller, which includes the additional control circuitry added for logic BIST. ,C;mbinational L;gic 1 If the CUT or the scan chain is changed, then the reseeding circuit and the seed encoding circuit need to be resynthesized based on the new design and the new test patterns. However, if the seed encoding technique is applied from a tester, then changing the design only results in changes in the test patterns and accordingly the seeds that are stored. If it's preferable to apply the technique with full BIST, then it may be better to apply it after the design is stable and no more changes are applied to the circuit or the scan chain.
Simulation Results
In this section we present the results of some simulation experiments to evaluate our seed encoding technique. We pegormed our experiments on some of the ISCAS 89 benchmarks. The characteristics of the benchmarks we used are shown in Table 1 . The table shows the number of primary inputs, primary outputs, flip-flops in the scan chain, and in the LFSR. The BC column lists the sizes of the bit counters. We took into account the maximum number of additional clock cycles to calculate the size of the bit counter. The table also shows the cell-area of the circuits in LSI library cells area units. The library used for technology mapping is LSI Logic G.Flex library, which is a 0.13 p technology library.
The experiment was designed such that pseudo random patterns are applied first. Then, test pattems are generated for the undetected faults and the seeds are calculated from the test patterns. Table 2 shows the number of test patterns generated for the undetected faults. The seed per pattern column shows the number of seeds that must be stored if a single seed per pattern is assumed as it is the case in most of the previous work. The table shows the number of seeds that must be stored and the seeds that need to be encoded with our technique. Table 3 shows the seed storage needed for the seed per pattern scheme and the seed storage needed for our scheme. The storage is calculated by multiplying the number of loaded seeds by the PRF'G size and the number of encoded seeds by the bit counter size. The table also shows the reduction gained by using our scheme. The reduction varies from 25% to 85%.
The area overhead required of our technique implemented completely on chip with reseeding and seed encoding circuits is comparable to the areas shown in [Alyamani 03b] where the overhead ranged between 0.3% and 10% and mostly less than 3%. 
Conclusion

~
In this paper, we presented a seed encoding technique based on running a variable number of clock cycles before loading the seed.
The simulation experiments showed that the storage needed is reduced by 25%-85% when our encoding technique is used compared to storing a single seed per pattern. The main characteristics that make our technique effective are: (1) Running pseudorandom pattems after loading the seeds (2) Ordering the seeds to load the minimum number of seeds, (3) Encoding the seeds by the number of cycles needed to reach them, and (4) Exploiting the degrees of freedom in solving for the seeds to match them with the current contents of the LFSR. In the case of multiple scan chains, the outputs of the PRPG stages may need to go through a phase shifter to avoid structural dependencies that cause undesired correlation between pattems in different chains.
The phase shifter for a given scan chain is a linear sum of some stages from the PRPG. E'"-') = p"
8.
= H (,7$+1))T Algorithm 1: Generating equations matrix E, for scan chain s fed through a phase shifter
We exploit the degrees of freedom in solving the equations to increase the piobability of finding a match between dm+') and the remaining seeds. The degrees of freedom are caused by the fact that the number of equations is less than the number of unknowns. This is a consequence of don't care bits in test pattems and the fact that the size of the PRPG depends on the maximum number of care bits.
The methodology for utilizing the degrees of freedom to increase the chances of finding a match between the final state of the PRPG and one of the remaining seeds is explained with an example in [Alyamani 03bl.
